

IMPLEMENTATION OF DSP 9	IMPLEMENTATION OF DSP 10
UI.MULTIPLIERLESS FILTER DESIGNMarch 21, 2025	MULTIPLIERLESS FILTER DESIGN March 21, 2025
ARRAY MULTIPLIER COMPONENTS	2'S COMPLEMENT MULTIPLICATION (1)
 AND gates FULL ADDERs HALF ADDERs Carry in 	• An n-bit number X, and an m-bit number Y: $\sum_{i=1}^{n-2} \sum_{j=1}^{n-2} a_{j}^{i}$
A → Half Sum	$X = -x_{n-1}2^{n-1} + \sum_{i=0}^{n-2} x_i 2^i$
B → adder → Carry out	$Y = -y_{m-1}2^{m-1} + \sum_{i=0}^{m-2} y_i 2^i$
 Fast multiplication amounts to reducing the critical path. [What is the main issue when doing signed multiplications?] 	
© Sabih H. Gerez, University of Twente, The Netherlands	© Sabih H. Gerez, University of Twente, The Netherlands
IMPLEMENTATION OF DSP 11 MULTIPLIERLESS FILTER DESIGN March 21, 2025 2'S COMPLEMENT MULTIPLICATION (2)	IMPLEMENTATION OF DSP 12 MULTIPLIERLESS FILTER DESIGN March 21, 2025 2'S COMPLEMENT MULTIPLICATION (3)
Product:	• Note that: $-x \cdot 2^n = -2^n + \overline{x} \cdot 2^n$
$P = XY = x_{n-1}y_{m-1}2^{m+n-2} + $	• and: $\sum_{k=1}^{k} -2^{i} = 1 - 2^{k+1}$
$\sum_{i=0}^{n-2} \sum_{j=0}^{m-2} x_i y_j 2^{i+j} +$	• Therefore: ⁱ⁼⁰
$-2^{n-1}\sum_{i=0}^{m-2} y_i x_{n-1} 2^i - 2^{m-1}\sum_{i=0}^{n-2} x_i y_{m-1} 2^i$	$-2^{n-1}\sum_{i=0}^{m-2} y_i x_{n-1} 2^i = 2^{n-1}\sum_{i=0}^{m-2} -2^i + 2^{n-1}\sum_{i=0}^{m-2} \overline{y_i x_{n-1}} 2^i$
$\sum_{i=0}^{j} y_i v_{n-1} \sum_{i=0}^{j} \sum_{i=0}^{j} v_i y_{m-1} \sum_{i=0}^{j} v_{m-1} \sum_{i=0}^$	$= -2^{n+m-2} + 2^{n-1} + 2^{n-1} \sum_{i=0}^{m-2} \overline{y_i x_{n-1}} 2^i$

IMPLEMENTATION OF DSP

UT. MULTIPLIERLESS FILTER DESIGN March 21, 2025

13

2'S COMPLEMENT MULTIPLICATION (4)

• The product becomes:

 $i=0 \ i=0$

$$P = XY = x_{n-1}y_{m-1}2^{n+m-2} + \sum_{i=1}^{m-2} \sum_{j=1}^{m-2} x_{i}y_{j}2^{i+j} - 2^{n+m-1} + 2^{n-2} + 2^{m-2}$$

$$+2^{n-1}\sum_{i=0}^{m-2}\overline{y_i x_{n-1}}2^i + 2^{m-1}\sum_{i=0}^{n-2}\overline{x_i y_{m-1}}2^i$$

© Sabih H. Gerez, University of Twente, The Netherlands

IMPLEMENTATION OF DSP MULTIPLIERLESS FILTER DESIGN


March 21, 2025

14

BAUGH-WOOLEY MULTIPLIER

- Algorithm for two's-complement multiplication. •
- · Careful processing of partial products leads to:
 - Array with only additions, no subtractions
 - No hardware for sign extensions in upper left corner
- Achieved by: ٠
 - Negation of some partial products
 - Injection of ones in some array positions

© Sabih H. Gerez, University of Twente, The Netherlands







PLEMENTATION OF DSP	16
LTIPLIERLESS FILTER DESIGN	March 21, 2025

BOOTH MULTIPLIER


- Encoding scheme to reduce number of stages in multiplication.
- Performs two bits of multiplication at once; requires half the ٠ stages.
- Each stage is slightly more complex than an adder.

MULTIPLIERLESS FILTER DESIGN • March 21, 2025	IMPLEMENTATION OF DSP18MULTIPLIERLESS FILTER DESIGNMarch 21, 2025
BOOTH ENCODING	BOOTH ACTIONS
• The wanted product: x*y.	$\begin{array}{c c} y_i y_{i-1} y_{i-2} & \text{increment } (2(y_{i-1} - y_i) + y_{i-2} - y_{i-1}) \\ \hline 0 \ 0 \ 0 & 0x \end{array}$
• Two's-complement form of multiplier: $y = 2^{n_1} + 2^{n_2} + 2^{n_3} + 2^{n_4} + 2^{n_5} + 2$	0 0 1 1x
$y = -2^{n}y_{n} + 2^{n-1}y_{n-1} + 2^{n-2}y_{n-2} + \dots$ • Rewrite using $2^{a} = 2^{a+1} - 2^{a}$:	0 1 0 1x 0 1 1 2x
$y = 2^{n}(y_{n-1}-y_{n}) + 2^{n-1}(y_{n-2} - y_{n-1}) + 2^{n-2}(y_{n-3} - y_{n-2}) + 2^{n-3}(y_{n-4} - y_{n-3}) + \dots$ $y = 2^{n-1} (2(y_{n-1}-y_{n}) + (y_{n-2} - y_{n-1})) + 2^{n-3} (2(y_{n-3} - y_{n-2}) + (y_{n-4} - y_{n-3})) + \dots$	100 -2x 101 -1x
Taking steps of 2	1 1 0 -1x
 Consider first two terms: by looking at three bits of y, we can determine whether to add x, 2x,-x, -2x,or 0 to partial product. 	111 0x
© Sabih H. Gerez, University of Twente, The Netherlands	© Sabih H. Gerez, University of Twente, The Netherlands
IMPLEMENTATION OF DSP 19 MULTIPLIERLESS FILTER DESIGN March 21, 2025 BOOTH EXAMPLE	IMPLEMENTATION OF DSP 20 MULTIPLIERLESS FILTER DESIGN March 21, 2025 BOOTH STRUCTURE
MULTIPLIERLESS FILTER DESIGN • March 21, 2025	UT. MULTIPLIERLESS FILTER DESIGN March 21, 2025






- Computationally equivalent to direct form
- · Can be obtained by systematically applying cut-set retiming.
- Now, all multiplications share one input



- The direct-form-implementation has all its delays in the input line.
- The transposed-form implementation has all delays on the output line.
- Hybrid-form implementation has part of the delays in the input line and part on the output line. See paper by Aksoy et al. for more details.



IMPLEMENTATION OF DSP

MULTIPLIERLESS FILTER DESIGN

March 21, 2025

33

SCALING: BOUNDS ON ADDITIONS (2)

- In general, if b is the number of bits, z the number of zeros and o the number of ones (b = z + o):
 - The additions-only solution requires o 1 additions.
 - The subtractions-only solution requires z + 1 subtractions.
- There is always a solution with at most b/2 + O(1) additions or subtractions (just take the cheapest of the two solutions).
- The average cost is also b/2 + O(1).
- Booth encoding has also the same cost.
- Can it be done better?



SIGNED POWER-OF-TWO REPRESENTATION

- Uses three-valued digits instead of binary digits: $0, 1, \overline{1}$
- A 1 at position k means a contribution of 2^k to the final value (as usual).
- A $\overline{1}$ at position k means a contribution of -2^k to the final value.
- Example: $101\overline{1}00\overline{1} = 64 + 16 8 1 = 71$

© Sabih H. Gerez, University of Twente, The Netherlands

IMPLEMENTATION OF DSP35MULTIPLIERLESS FILTER DESIGNMarch 21, 2025

© Sabih H. Gerez, University of Twente, The Netherlands

CANONICAL SIGNED-DIGIT (CSD)

- Special case of signed-digit power-of-two, with minimal number of non-zero digits.
- Canonical = unique encoding.
- When used to minimize additions in constant multiplication, reduces number of operations to b/3 + O(1) in average, but still b/2 + O(1) in worst case.
- Example:
- $100100\overline{1} = 64 + 8 1 = 71$

UT.

MPLEMENTATION OF DSP	36
MULTIPLIERLESS FILTER DESIGN	March 21, 2025

TWO'S COMPLEMENT TO CSD CONVERSION (1)

- Two's complement number: $X = x_{n-1}x_{n-2}\dots x_1x_0$
- Target: $C = c_{n-1}c_{n-2}...c_1c_0$
- Start from LSB and proceed to MSB using table on next slide
- Dummy value (sign extension): $x_n = x_{n-1}$
- Carry-in, initialized to 0.


IMPLEMENTATION OF DSP

UT. MULTIPLIERLESS FILTER DESIGN March 21, 2025

37

2'S COMPLEMENT TO CSD **CONVERSION (2)**

carry-in	X _{i+1}	Xi	carry-out	ci	for the "
0	0	0	0	0	 How cor
0	0	1	0	1	
0	1	0	0	0	
0	1	1	1	-1	
1	0	0	0	1	
1	0	1	1	0	
1	1	0	1	-1	
1	1	1	1	0	
Hewlitt & Sw		able 2	te, The Netherlands	•	•
UT. MULTIPLI	NTATION OF D ERLESS FILTE	R DESIGN		39 March 21, 2025	
 Number of adding interest. Example, 	f operations ermediate re goal is to m	can be reducesults	ced by allowin	g shifting and ko & Pueschel, Figure 2	• Even mo constan transpos
			65x = x - 49x = 65x = 49x = 65x = 49x = 49x = 49x = 49x = 49x = 49x = 45x = 5(9x - 10x +	x - 16x x - 4x 2x add/sub	• Example
	© Sabih H	. Gerez, University of Twen	te, The Netherlands		



38

CSD NOT OPTIMAL


- · CSD has minimal number of non-zeros, but is still not optimal "single constant multiplication" problem.
- me?

© Sabih H. Gerez, University of Twente, The Netherlands

IMPLEMENTATION OF DSP	•	40
MULTIPLIERLESS FILTER DESIGN	•	March 21, 2025

MULTIPLE-CONSTANT MULTIPLICATION

nore opportunities for optimization occur when multiple nts can be optimized at the same time (think of the osed form of a FIR filter).



© Sabih H. Gerez, University of Twente, The Netherlands

IMPLEMENTATION OF DSP IMPLEMENTATION OF DSP 41 **WIT.** MULTIPLIERLESS FILTER DESIGN MULTIPLIERLESS FILTER DESIGN March 21, 2025 March 21, 2025 **CONSTANT MATRIX-VECTOR MULT. (1) COMPUTATIONAL COMPLEXITY X**1 **X**2 **X** 1 Applications in hybrid The optimization of the implementation for both the singleimplementations <<4 constant and multiple-constant multiplication problems is NP-<<4 <<2 <<4 <<2 <<5 of FIR filters complete. + + + Powerful heuristics are available. $_{1} = 11^{*}x_{1} + 17^{*}x_{2}$ Try SPIRAL on-line application: $y_2 = 19^*x_1 + 33^*x_2$ http://spiral.ece.cmu.edu/mcm/gen.html Unoptimized: 8 add/sub + How do you Aksov et al. achieve 71x? Figure 3 **y** 1 **V**2 © Sabih H. Gerez, University of Twente, The Netherlands © Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP IMPLEMENTATION OF DSP 43 MULTIPLIERLESS FILTER DESIGN MULTIPLIERLESS FILTER DESIGN March 21, 2025 March 21, 2025 **CONSTANT MATRIX-VECTOR MULT. (2) CHOOSING THE COEFFICIENTS** · Until now, the discussion was about implementing filters with **Optimized** with <<2 <<1 <<4 <<2 given constant coefficients as efficiently as possible. depth constraint

of 3:

7 add/sub

Aksoy et al.

Fiaure 5

<<4

<<2

y 1

- Classical approach starts from floating-point coefficients as e.g. computed in Matlab and a "blind" fixed-point conversion.
- It is even more interesting to take cheap implementation as a criterion during filter design. A problem description could e.g. be:
 - Given a number *T*, construct a filter with at most *T* non-zero bits in its set of coefficients while at the same time satisfying the usual criteria such as "bandwidth", "pass band ripple", etc.

_

<<5

+

y 2

+

<<3

y 2

<<3

Optimized:

5 add/sub

+

y 1

+